Regviz

Silicon Labs /MGM240PB22VNA /CMU_S /TRACECLKCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TRACECLKCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/CMU_NS/TRACECLKCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLE)CLKSEL 0 (DIV1)PRESC

PRESC=DIV1, CLKSEL=DISABLE

Description

No Description

Fields

CLKSEL

Clock Select

0 (DISABLE): TRACE clock is disable

1 (SYSCLK): SYSCLK is driving TRACE

2 (HFRCOEM23): HFRCOEM23 is driving TRACE

3 (HFRCODPLLRT): HFRCODPLLRT is driving TRACE
PRESC

TRACECLK Prescaler

0 (DIV1): TRACECLK is SYSCLK divided by 1

1 (DIV2): TRACECLK is SYSCLK divided by 2

2 (DIV3): TRACECLK is SYSCLK divided by 3

3 (DIV4): TRACECLK is SYSCLK divided by 4

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data